

METHOD FOR WRITING TO THE MAGNETORESISTIVE MEMORY CELLS OF AN  
INTEGRATED MAGNETORESISTIVE SEMICONDUCTOR MEMORY

5

Cross-Reference to Related Application:

This application is a continuation of copending International Application No. PCT/DE02/01256, filed April 5, 2002, which designated the United States and was not published in English.

10

Background of the Invention:

Field of the Invention:

The invention relates to an integrated magnetoresistive semiconductor memory configuration, in particular, an MRAM  
15 (magnetoresistive random access memory) and to a method for writing to the magnetoresistive memory cells of an integrated semiconductor memory configuration of this type.

In an MRAM, the storage effect resides in the magnetically  
20 variable electrical resistance of the memory cell. In an MRAM cell concept that is currently customary, the memory cells are embedded in a matrix including selection lines, which are also called word lines and bit lines, and which run in different line planes.

25

The accompanying Fig. 2 shows the matrix-type basic MRAM cell concept that has been customary until now. An MRAM memory cell 10, for example an MTJ (Magnetic Tunnel Junction) cell, is situated at each crossover point of the selection lines 5 and 6 running in two mutually separate line planes 1 and 2. When writing to a specific memory cell 10, two currents  $I_1$ ,  $I_2$  are impressed in each case through an associated line 5 and 6 in each line plane 1 and 2 and - as a result of the superposition of the resulting magnetic fields of these two currents - lead to a process of writing to the cell at the crossover point of the two selection lines 5 and 6. The superposed magnetic fields lead to a magnetization reversal of the memory cell 10 that is situated at the crossover point of the two selection lines 5 and 6. Since the impressed write currents  $I_1$  to  $I_2$  are relatively large, a voltage drop forms along the selection lines 5, 6. This has the effect that a voltage is dropped across the cells 10 located on the selection lines, which voltage leads to undesirable leakage currents  $I_{1L}$  and  $I_{2L}$  through the cells.

20

#### Summary of the Invention:

It is accordingly an object of the invention to provide a method for writing to the magnetoresistive memory cells of an integrated magnetoresistive semiconductor memory configuration, which overcomes the above-mentioned disadvantages of the prior art methods of this general type.

25

It is also an object of the invention to provide an integrated magnetoresistive semiconductor memory configuration and also a method for writing to the memory cells of a semiconductor  
 5 memory configuration of this type such that the leakage currents can at least be reduced and preferably nullified.

The integrated magnetoresistive semiconductive memory configuration reduces the leakage currents by using additional  
 10 line planes in which the selection lines for writing to the cell array are situated. In other words the selection lines for reading a cell information item, which require a direct electrical contact with the cell, are electrically isolated and spatially separated from the selection lines for writing a  
 15 cell information item, which do not need a direct electrical contact.

The integrated magnetoresistive semiconductor memory configuration may have a third and fourth line plane in each  
 20 case above and below the first and second line planes, which contain the read selection lines that are in direct contact with the MRAM memory cell for reading purposes. The third line plane is electrically decoupled from the other line planes. The write selection lines running in this additional line  
 25 plane are electrically decoupled from the other line planes. The voltage drop along the write selection line through which

current flows does not lead to a leakage current through the MRAM cell array. As a result of this, the overall leakage current that occurs in the integrated magnetoresistive semiconductor memory configuration is approximately halved.

5

By virtue of the electrical decoupling of the write selection lines running in the third and fourth line planes with respect to the intervening cells, the voltage drop along the write selection lines through which current flows does not lead to leakage currents through the cell array.

10

What is special about this structure is that the selection lines for writing to the cell array are electrically decoupled from those for reading. That is to say that the selection lines which make direct contact with the MRAM memory cells continue to be utilized for reading a cell information item. This also opens up the possibility of writing and reading information items in parallel.

15

The structure of the inventive integrated magnetoresistive semiconductor memory configuration is thus based on the idea of using the particular writing mechanism of MRAM memory cells in order to reduce the leakage current through the memory cell array during writing. This can be accomplished since the magnetic field around a conductor through which current flows is utilized for writing to MRAM cells, and an electrical

20  
25

contact with the memory cell is necessary only for reading an information item stored in an MRAM memory cell. Depending on the particular use, it may be advantageous to configure the write selection lines in the third and/or fourth line plane to  
5 be not parallel with the associated read selection lines adjoining the MRAM cells. An angle of  $90^\circ$ , for example, may reduce the electrostatic coupling between the selection lines, which otherwise run densely one above the other. Different angles than  $90^\circ$  may possibly lead to resulting magnetic fields  
10 that have a more favorable spatial orientation.

A method for writing to a magnetoresistive memory cell, which has the structure proposed above, may include, in addition to impressing a main write current through a respective write  
15 selection line in the third and/or fourth line plane, impressing a small additional write current through the (read) selection lines adjoining the MRAM memory cells. This additional write current must in each case flow in the same direction as the main current.

20

In this case, the current intensity of the small additional write current may advantageously be chosen such that the maximum voltage drop along the selection line adjoining the MRAM memory cell lies in the region of high resistance of the  
25 current-voltage characteristic curve of the MRAM memory cell. The current-voltage characteristic curve through an MRAM

memory cell is nonlinear and similar to a diode characteristic curve. The writing method therefore proposes that, in addition to the (main) write current through the third/fourth line plane, a small (additional) write current is impressed in the selection lines adjoining the MRAM cells. In this case, it is advantageous to hold the maximum voltage drop along the selection line adjoining the MRAM cells such that one is in a region of the characteristic curve of the memory cell with high resistance. This results in minimizing any leakage current that flows.

With the foregoing and other objects in view there is provided, in accordance with the invention, a method for writing to magnetoresistive memory cells. The method includes providing an integrated magnetoresistive semiconductor memory configuration having MRAM memory cells located at crossover points between first selection lines embedded in a first line plane directly contacting the MRAM memory cells and second selection lines embedded in a second line plane directly contacting the MRAM memory cells. The second line plane is separate from the first line plane. The first selection lines and the second selection lines are for impressing read/write currents for writing information items to the MRAM memory cells and for impressing read/write currents for reading the information items from the MRAM memory cells. The integrated magnetoresistive semiconductor memory configuration is

provided with a third line plane being spatially separated and electrically isolated from the first line plane and the second line plane. The third line plane is provided with write selection lines for writing a cell information item. The  
5 integrated magnetoresistive semiconductor memory configuration is provided with a fourth line plane being spatially separated and electrically isolated from the first line plane, the second line plane, and the third line plane. The fourth line plane is provided with write selection lines for writing a  
10 cell information item.

A main write current is impressed in a direction through one of the write selection lines in the third line plane and through one of the write selection lines in the fourth line  
15 plane for writing to a particular one of the MRAM cells, while an additional write current is also impressed through the one of the first selection lines adjoining the particular one of MRAM memory cells and through the one of the second selection lines adjoining the particular one of MRAM memory cells. The  
20 additional write current is small compared to the main write current and is impressed in the same direction as the main write current.

In accordance with an added feature of the invention, when  
25 impressing the additional write current, the current intensity of the additional write current is set such that a maximum

voltage drop is established along the one of the first selection lines adjoining the particular one of MRAM memory cells and along the one of the second selection lines adjoining the particular one of MRAM memory cells. A current-voltage characteristic curve of the particular one of MRAM memory cells has a region of high resistance and a region of low resistance. It is ensured that the maximum voltage drop lies in the region of high resistance in the current-voltage characteristic curve of the particular one of MRAM memory cells.

Other features which are considered as characteristic for the invention are set forth in the appended claims.

Although the invention is illustrated and described herein as embodied in a method for writing to the magnetoresistive memory cells of an integrated magnetoresistive semiconductor memory configuration, it is nevertheless not intended to be limited to the details shown, since various modifications and structural changes may be made therein without departing from the spirit of the invention and within the scope and range of equivalents of the claims.

The construction and method of operation of the invention, however, together with additional objects and advantages thereof will be best understood from the following description



of specific embodiments when read in connection with the accompanying drawings.

Brief Description of the Drawings:

5 Fig. 1 is perspective view of an exemplary embodiment of an integrated magnetoresistive semiconductor memory configuration; and

Fig. 2 is perspective view of a prior art integrated  
10 magnetoresistive semiconductor memory configuration.

Description of the Preferred Embodiments:

In Fig. 1, which illustrates an exemplary embodiment of the inventive integrated magnetoresistive semiconductor memory  
15 configuration, elements that are the same as those shown in Fig. 1 have the same reference numerals as the corresponding elements in Fig. 2.

Referring now to the figures of the drawing in detail and  
20 first, particularly, to Fig. 1 thereof, there is shown an exemplary embodiment of an inventive integrated magnetoresistive semiconductor memory configuration.

Magnetoresistive memory cells 10 are situated at the crossover points directly between read selection lines 5 and 6 so that  
25 the latter have electrical contact with the magnetoresistive memory cells. The read selection lines 5 and 6 are in each

case located in an (upper) first line plane 1 and in a (lower) second line plane 2, which are electrically isolated and spatially separated from one another.

5 Provided above the first line plane 1 is a third line plane 3, in which write selection lines 7 (marked by oblique hatching) are led in a manner spatially separated and electrically isolated from the upper read selection lines 5. Since, in the exemplary embodiment, the write selection lines 7 running in  
10 the third line plane 3 are electrically decoupled from the selection lines 5 in the underlying first line plane 1, the voltage drop along the upper selection line 7 through which a write current  $I_1$  flows cannot lead to a leakage current through the cell array.

15

It should be mentioned that the selection lines 7 led in the third line plane 3 do not necessarily have to run parallel to the underlying selection lines 5. Instead, it may be advantageous for the write selection lines 7 to run at a  
20 specific angle, for example at an angle of  $90^\circ$ , relative to the underlying selection lines 5. Such an angle may reduce the electrostatic coupling between the selection lines, which otherwise run densely one above the other. Other angles may lead to resulting magnetic fields which possibly have a more  
25 favorable spatial orientation.

In addition to the write selection lines 7 running in the third line plane 3, a fourth line plane 4 is provided below the second line plane 2, and additional write selection lines 8 are led in the fourth line plane and, in accordance with the example illustrated, run parallel to the (lower) read selection lines 6. This measure makes it possible to reduce the leakage current to zero. It should be mentioned that in Fig. 1 the (topmost) third line plane 3 and the (bottommost) fourth line plane 4 are electrically decoupled from the embedded structure which corresponds to the customary MRAM cell array shown in Fig. 2. For the purpose of writing to an MRAM memory cell 10, in each case a write current  $I_1$  is impressed in one of the upper write selection lines 7 and a write current  $I_2$  is impressed in one of the lower write selection lines 8. By virtue of the electrical decoupling of these conductors with respect to the intervening cells, the voltage drop along the write selection lines 7 and 8 through which current flows does not lead to a leakage current through the cell array. Consequently, in accordance with the exemplary embodiment shown in Fig. 1, all the selection lines 7 and 8 serving for writing to the cell array are electrically decoupled from the read selection lines 5 and 6. In this case, the read selection lines 5 and 6 which make direct contact with the MRAM cells continue to be utilized for reading a cell information item. Parallel writing and reading of information items is made possible as a result of this.

In the exemplary embodiment shown in Fig. 1, it is not necessary for the write selection lines 7 and the lower write selection lines 8 in each case to be led parallel to the read selection lines 5 and 6 lying directly below and above them. A specific angle which differs from  $0^\circ$  for example  $90^\circ$  may be advantageous.

The current-voltage characteristic curve through an MRAM memory cell (e.g. MTJ memory cell) is very nonlinear and similar to the characteristic curve of a diode. A method for writing to the inventive MRAM memory cell makes use of this property. In addition to a (main) write current impressed in a respective write selection line 7 or 8 in the third or fourth line plane 3 or 4, this method impresses a small additional write current in the selection lines 5 and 6 respectively adjoining the MRAM memory cell. The additional write current must flow in the same direction as the main write current mentioned. The current intensity of the small additional write current may then advantageously be chosen such that the maximum voltage drop established along the selection line adjoining the MRAM cells is in a region of the current-voltage characteristic curve of the MRAM memory cell with high resistance, in other words the leakage current then becomes negligible.